A Configuration Memory Architecture for Fast FPGA Reconfiguration UNSW-CSE-TR 0509 (Draft)
نویسندگان
چکیده
This report presents a configuration memory architecture that offers fast FPGA reconfiguration. The underlying principle behind the design is the use of fine-grained partial reconfiguration that allows significant configuration re-use while switching from one circuit to another. The proposed configuration memory works by reading on-chip configuration data into a buffer, modifying them based on the externally supplied data and writing them back to their original registers. A prototype implementation of the proposed design in a 90nm cell library indicates that the new memory adds less than 1% area to a commercially available FPGA implemented using the same library. The proposed design reduces the reconfiguration time for a wide set of benchmark circuits by 63%. However, power consumption during reconfiguration increases by a factor of 2.5 because the read-modify-write strategy results in more switching in the memory array.
منابع مشابه
A Configuration Memory Architecture for Fast Fpga Reconfiguration Unsw-cse-tr 0509
This report presents a configuration memory architecture that offers fast FPGA reconfiguration. The underlying principle behind the design is the use of fine-grained partial reconfiguration that allows significant configuration re-use while switching from one circuit to another. This technique makes use of existing on-chip configuration fragments in order to construct later circuits thereby red...
متن کاملThe Long-distance Reconfiguration Design of FPGA Based on ARM
The task of this design is using the developing embedded technique, ARM to configurate FPGA, so that the reconfiguration of FPGA can without dedicated configuration software, and the configuration of FPGA can no longer to connect with a computer. Save the configuration file in the memory chip, connect the ARM system to the Internet and remote access service to download configuration file for th...
متن کاملDynamic Partial Reconfiguration of FPGA for SEU Mitigation and Area Efficiency
The fast growing VLSI industry demands new techniques for configuring the FPGA. When it comes to defence and space application the configuration of the FPGA becomes more crucial. When it is required to configure the FPGA automatically, the need arises of more sophisticated and fast techniques for reconfiguration of FPGA. In the space application, the effect of radiation changes the bit patterns...
متن کاملImproving FPGA resilience through Partial Dynamic Reconfiguration
This paper explores advances in reconfiguration properties of SRAM-based FPGAs, namely Partial Dynamic Reconfiguration, to improve the resilience of critical systems that take advantage of this technology. Commercial of-the-shelf stateof-the-art FPGA devices use SRAM cells for the configuration memory, which allow an increase in both performance and capacity. The fast access times and unlimited...
متن کاملA Multi-layer Fpga Framework Supporting Autonomous Runtime Partial Reconfiguration
Partial reconfiguration is a unique capability provided by several Field Programmable Gate Array (FPGA) vendors recently, which involves altering part of the programmed design within an SRAM-based FPGA at run-time. In this dissertation, a Multilayer Runtime Reconfiguration Architecture (MRRA) is developed, evaluated, and refined for Autonomous Runtime Partial Reconfiguration of FPGA devices. Un...
متن کامل